

(54) Title of the invention : FPGA Implementation of 7-Segment Display using Reversible Logic Gates.

(51) International classification :G06N0010000000, G06Q0020060000, H03K0019000000,  
G06F0016250000, G06N0010200000

(86) International Application No :NA  
Filing Date :NA

(87) International Publication No : NA

(61) Patent of Addition to Application Number :NA  
Filing Date :NA

(62) Divisional to Application Number :NA  
Filing Date :NA

(71)Name of Applicant :  
**1)Painam Surendrakumar**  
 Address of Applicant :Dr. Painam Surendra kumar, Associate Professor, Department of Electronics and Communication Engineering, Bapatla Engineering College, Bapatla-522102, Andhra Pradesh, India. -----

**2)Kommalapati Rajesh**  
**3)U. Srinivasa Rao**  
**4)Miriayala Suneel**  
**5)P. Janardhan Saikumar**  
**6)T.Venkata Krishnamoorthy**  
**7)K. Kalpana**  
**8)Pappula Sampath Kumar**  
**9)Ch. Rambabu**  
**10)P.V.Naga Srinivas**  
**11)P.Anil Kumar**  
**12)Marturi Pothuraju**

Name of Applicant : NA  
 Address of Applicant : NA

(72)Name of Inventor :  
**1)Kommalapati Rajesh**  
 Address of Applicant :Asst. Professor, Department of Electronics and Communication Engineering, Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India. Bapatla -----

**2)Painam,Surendra Kumar**  
 Address of Applicant :Assoc. Professor, Department of Electronics and Communications Engineering, Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India. Bapatla -----

**3)U. Srinivasa Rao**  
 Address of Applicant :Assoc. Professor, Department of Electronics and Communications Engineering, Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India. Bapatla -----

**4)Miriayala Suneel**  
 Address of Applicant :Asst. Professor, Department of Electronics and Communications Engineering, Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India. Bapatla -----

**5)P. Janardhan Saikumar**  
 Address of Applicant :Professor, Department of Electronics and Communication Engineering, Audisankara College of Engineering & Technology, Gudur, 524101, Andhra Pradesh, India Gudur -----

**6): T.Venkata Krishnamoorthy**  
 Address of Applicant :Professor, Department of Electronics and Communication Engineering, Sasi Institute of Technology & Engineering, Tadepalligudem, West godavari (Dt)-534101, Andhra Pradesh, India Tadepalligudem -----

**7)K. Kalpana**  
 Address of Applicant :Asst. Professor, Department of Electronics and Communications Engineering, Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India Bapatla -----

**8)Pappula Sampath Kumar**  
 Address of Applicant :Asst. Professor, EEE Department, Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India Bapatla -----

**9)Ch. Rambabu**  
 Address of Applicant :Assoc. Professor, Department of Electronics and Communication Engineering, Seshadri Rao Gudlavalluru Engineering College, Gudlavalluru 521 356, Andhra Pradesh, India Gudlavalluru -----

**10)P.V.Naga Srinivas**  
 Address of Applicant :Asst. Professor, Department of CB, DS, & AIML, Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India Bapatla -----

**11)P.Anil Kumar**  
 Address of Applicant :Asst. Professor, Department of Electronics and Communication Engineering, Seshadri Rao Gudlavalluru Engineering College, Gudlavalluru 521 356, Andhra Pradesh, India Gudlavalluru -----

**12)Marturi Pothuraju**  
 Address of Applicant :U.G Student, Department of Electronics and Communication Engineering, Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India Bapatla -----

(57) Abstract :  
 Reversible computing became very important and a computing paradigm having its applications in low-power CMOS technologies and Quantum computing. These days, the majority of practical applications, such as train station displays, digital cameras, digital counters, and many more applications, use a seven-segment display decoder as one of the components. In the current technological era, digital circuits must have low power consumption. One notable technological advancement that is crucial to quantum computing is reversible logic gate technology. The quantum computers function at high speed and lower power consumption. In this work, a novel architecture of reversible logic implementation of BCD to 7-segment display decoder is proposed. This design intends to optimize the decoder in terms of the number of reversible gates, delay, garbage outputs, power and thus the complexity of the circuit reduces. Hence, this optimized design will significantly strengthen the performance of the 7-segment displays concerning speed and power utilization. The simulation and synthesis are carried out with the Xilinx Vivado Software and it was implemented on the NEXYS 4 DDR, a platform featuring the latest Artix FPGA.

No. of Pages : 27 No. of Claims : 3