

(54) Title of the invention : FPGA Implementation of 32-Bit Arithmetic Logic Unit Using Reversible Logic Gates

(51) International classification :G06N0010000000, G06F0009300000, G02F0003000000, H03K0019200000, G06F0001329000

(86) International Application No :NA  
Filing Date :NA

(87) International Publication No : NA

(61) Patent of Addition to Application Number :NA  
Filing Date :NA

(62) Divisional to Application Number :NA  
Filing Date :NA

(71)Name of Applicant :  
**1)U Srinivasa Rao**  
 Address of Applicant :Department of ECE , Bapatla Engineering College Bapatla -----  
**2)P. Surendra Kumar**  
**3)Miriayala Suneel**  
**4)B. Chinna Subbanna**  
**5): K. Kalpana**  
**6)M. Karuna**  
**7)Bapatla Engineering College**  
**8): K. Rajesh**  
**9): P. Madhu Kumar**  
**10)J. Satya Hari Priya**  
**11)P. Srinivasa Hasith**  
**12)G. Paavana Sai Krishna**  
 Name of Applicant : NA  
 Address of Applicant : NA  
 (72)Name of Inventor :  
**1)U Srinivasa Rao**  
 Address of Applicant :Department of ECE , Bapatla Engineering College Bapatla -----  
**2): K. Rajesh**  
 Address of Applicant :Asst. Professor, Department of Electronics and Communication Engineering Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India. Bapatla -----  
**3): P. Madhu Kumar**  
 Address of Applicant :Asst. Professor, Department of Electronics and Communication Engineering Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India. Bapatla -----  
**4)J. Satya Hari Priya**  
 Address of Applicant :Department of Electronics and Communication Engineering Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India. Bapatla -----  
**5)P. Srinivasa Hasith**  
 Address of Applicant :Department of Electronics and Communication Engineering Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India. Bapatla -----  
**6)G. Paavana Sai Krishna**  
 Address of Applicant :Department of Electronics and Communication Engineering Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India. Bapatla -----  
**7)P. Surendra Kumar**  
 Address of Applicant :Assoc. Professor, Department of Electronics and Communication Engineering Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India. Bapatla -----  
**8)Miriayala Suneel**  
 Address of Applicant :Asst. Professor, Department of Electronics and Communication Engineering Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India Bapatla -----  
**9)B. Chinna Subbanna**  
 Address of Applicant :Asst. Professor, Department of Electronics and Communication Engineering Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India Bapatla -----  
**10): K. Kalpana**  
 Address of Applicant :Asst. Professor, Department of Electronics and Communication Engineering Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India Bapatla -----  
**11)M. Karuna**  
 Address of Applicant :Asst. Professor, Department of Computer Science and Engineering Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India Bapatla -----  
**12)Bapatla Engineering College**  
 Address of Applicant :Bapatla Engineering College, Bapatla, 522102, Andhra Pradesh, India Bapatla -----

(57) Abstract :

The arithmetic logic unit is one of the most important components of the Central Processing Unit (CPU) that can be part of a programmable reversible computing device. Reversible logic is one of the emerging technologies having promising applications in quantum computing; it also finds its wide range of applications in the fields of optical computing, quantum computing, complementary metal oxide semiconductors, and nanotechnology. The ALU is a digital electronic circuit that conducts operations on binary numbers in arithmetic and logical operations. However, conventional ALUs constructed by using the irreversible logic gates are used for their substantial power consumption, presenting a pressing need for more energy-efficient alternatives in digital system design. In response to this challenge is the development of a 32-bit ALU utilizing reversible logic gates, with the dual objective of reducing power consumption and enhancing computational performance. So, there is a need for low-power-consuming ALU designs. The proposed 32-bit ALU seeks to revolutionize digital system design by offering a solution that not only optimized complexity of design, power, delay and garbage outputs. Therefore, the aim is to contribute to the advancement of digital system design, addressing the critical need for energy-efficient solutions in today's technology-driven world. The simulation and synthesis are carried out with the Xilinx Vivado Software, and it was implemented on the Nexys 4 DDR, a platform featuring the latest Artix FPGA.

No. of Pages : 26 No. of Claims : 3