

Set-2

Solutions

18EI 303

Digital Electronics.

prepared By:

Dr. P. Vinodh Babu.

P. Vinodh Babu

Set-II Solutions.

1 (a) Bubble OR Gate is nothing But

NAND Gate:

Truth Table.

A	B	$\overline{AB}$
0	0	1
0	1	1
1	0	1
1	1	0

(b) $(25)_{10} = (\quad)_{\text{Gray}}$

$$\begin{array}{r} 16 \ 8 \ 4 \ 2 \ 1 \\ 1 \ 1 \ 0 \ 0 \ 1 \end{array}$$

Binary of $(25)_{10} = (11001)_2$

$(11001)_2 = (10101)_{\text{Gray}}$

(c) For each pair of elements x, y in Boolean.

Algebra.

(a) $\overline{(x+y)} = \overline{x} \cdot \overline{y}$ (b) $\overline{xy} = \overline{x} + \overline{y}$


(d) -17 in Signed 1's complement form.

1 0 1 1 1 0
 ↓
 sign bit magnitude

$$\begin{array}{r} 16 \ 8 \ 4 \ 2 \ 1 \\ 1 \ 0 \ 0 \ 0 \ 1 \\ 0 \ 1 \ 1 \ 1 \ 0 \end{array}$$

(e) $f(x, y, z) = \overline{x} \overline{y} z + xz + yz = z [\overline{x} \overline{y} + x + y]$
 $= z [(x+y) + \overline{x}] [x+y+\overline{y}] = z \cdot [1+y] [1+x] = z$

(f) minterms: product terms that have this property of all variables appearing exactly once are called min terms, Max terms: Sum terms that have this property of all variables appearing exactly once are called max terms.



JK Flip Flop

(h)

$$N < 2^{W_{min}}$$

$$10 < 2^{n_{min}}$$



$$n_{min} = 4$$

(i)

In

PLA both AND array & OR array are programmable
In PROM AND array is fixed OR array is programmable

(j)

Synchronous Counters

In Synchronous Counters Clock pulses

Common to the all the Flip-flops

In Asynchronous Counters Clock of one Flip-flop acts as Clock to the next Flip-flop.

Unit-I

2 (a) (i) $(1256)_8 = (x)_2$

$$x = (001\ 010\ 101\ 110)_2$$

(ii) $(42)_5 = (x)_7$

$$\Rightarrow (x)_7 = 4 \times 5^1 + 2 \times 5^0 = 20 + 2 = (22)_{10}$$

$$(22)_{10} = (x)_7 = (31)_7 \quad \begin{array}{r} 7 \overline{) 22} \\ \underline{21} \\ 1 \end{array}$$

$$\therefore \boxed{x = 31}$$

(iii) $(10011.11)_2 = (x)_{16}$

$$\left(\overbrace{0001}^{4} \overbrace{0011}^{3} . \overbrace{1100}^{C} \right)_2 = (x)_{16}$$

$$\therefore \boxed{x = 13.C}$$

(b) $(295) = (1\ 0\ 0\ 1\ 0\ 0\ 1\ 1\ 1)_{\text{Binary}}$

$$(295) = (0010\ 1001\ 0101)_{\text{BCD}}$$

$$(295) = (0101\ 1100\ 1000)_{\text{EXCESS-3}}$$

$$(295) = (0110 \ 1111 \ 1011)_{84-2-1}$$

$$(295) = (0010 \ 1010 \ 0101)_{7421}$$

(OR)

3 (a). Given $x\bar{y} + \bar{x}y = z$, Show that $x\bar{z} + \bar{x}z = y$

$$z = x \oplus y \quad \bar{z} = x \odot y$$

$$\begin{aligned} & \bar{x}(\bar{x}y + x\bar{y}) + x(xy + \bar{x}\bar{y}) \\ = & \bar{x}\bar{x}y + x\bar{x}\bar{y} + x \cdot xy + x \cdot \bar{x}\bar{y} \\ = & \bar{x}y + 0 + xy + 0 = \bar{x}y + xy = y(x + \bar{x}) \\ = & y \end{aligned}$$

(b). For any x in Boolean Algebra.

(a) $x + x = x$

(b) $x \cdot x = x$

Proof:

$$\begin{aligned} \text{(a). } (x+x) &= (x+x) \cdot 1 && \text{by p-2(b)} \\ &= (x+x)(x+\bar{x}) && \text{by p-5(a)} \\ &= x + x\bar{x} && \text{by p-4(b)} \\ &= x + 0 && \text{by p-5(b)} \\ &= x && \text{by p-2(a).} \end{aligned}$$

$$\begin{aligned} \text{(b). } x \cdot x &= x \cdot x + 0 && \text{by p-2(a)} \\ &= x \cdot x + x \cdot \bar{x} && \text{by p-5(b)} \\ &= x \cdot (x + \bar{x}) && \text{by p-4(b)} \\ &= x \cdot 1 && \text{by p-5(a)} \\ &= x && \text{by p-2(b)} \end{aligned}$$

Unit - II

4 (a).

K-map:

$$f(A, B, C, D) = \sum m(0, 1, 2, 3, 8, 9, 10, 11)$$

AB \ CD	00	01	11	10
00	1	0	0	1
01	1	1	0	0
11	1	0	1	0
10	1	0	0	1

one 8-Box combination

Simplified Sop expression

$$f(A, B, C, D) = \bar{B}$$

4 (b)

Design of Converter

3-bit Binary - Gray code

Step: 1

No. of i/p's: 3,

No. of o/p's: 3.

Step: 2

B_2, B_1, B_0 are i/p's G_2, G_1, G_0 are o/p's

Step: 3

Truth table

B_2	B_1	B_0	G_2	G_1	G_0
0	0	0	0	0	0
0	0	1	0	0	1
0	1	0	0	1	1
0	1	1	0	1	0
1	0	0	1	1	0
1	0	1	1	1	1
1	1	0	1	0	1
1	1	1	1	0	0

Step: 4

$$G_2 = f(B_2, B_1, B_0) = \sum m(4, 5, 6, 7)$$

		$B_2 B_1$			
		00	01	11	10
B_0	0	0	0	1	1
	1	1	1	1	1

$$G_2 = B_2$$

$$G_1 = f(B_2, B_1, B_0) = \sum m(2, 3, 4, 5)$$

		$B_2 B_1$			
		00	01	11	10
B_0	0	0	1	1	1
	1	1	1	1	1

$$\bar{B}_2 B_1 + B_2 \bar{B}_1$$

$$G_1 = B_2 \oplus B_1$$

$$G_0 = f(B_2, B_1, B_0) = \sum m(1, 2, 5, 6)$$


		$B_2 B_1$			
		00	01	11	10
B_0	0	0	1	1	1
	1	1	1	1	1

$$G_0 = B_1 \bar{B}_0 + \bar{B}_1 B_0$$

$$= B_1 \oplus B_0$$

Step: 5

logic diagram:




$$5(a). f(A, B, C, D) = \sum m(4, 5, 7, 12, 14, 15) + \sum d(3, 8, 10)$$

		AB			
		00	01	11	10
CD	00	0	1	1	X
	01	1	1	1	1
	11	X	1	1	1
	10	1	1	1	X

Sop Expression: $A\bar{D} + BCD + \bar{A}\bar{B}\bar{C}$

5(b)

Logic diagram:



5(b) Design of Full-subtractor ^{ckt}

Step:1

No. of inputs: 3.

No. of o/p's: 2

Step:2

x, y, z are

i/p

s, c are o/p's

Step:3


Truth table

x	y	z	s	c
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Step:4

$$s = f(x, y, z) = \sum m(1, 2, 4, 7) \\ = x \oplus y \oplus z$$


$$c = f(x, y, z) = \sum m(1, 2, 3, 7)$$



$$c = \bar{x}y + \bar{x}z + yz$$

$$= \bar{x}y + yz + \bar{x}z$$

Step: 5 Logic diagram.



Unit-14


6 (a) Decoder: combinational ckt, that converts Binary information from the n coded i/p's to a max of 2^n unique o/p's.

$$f(A, B, C, D) = \bar{A}B\bar{C}D + A\bar{B}C\bar{D} + ABC\bar{D}$$

$$\begin{array}{l} \bar{A}B\bar{C}D \\ 0101 \\ 0111 \end{array} \quad \begin{array}{l} A\bar{B}C\bar{D} \\ 1001 \\ 1101 \end{array} \quad \begin{array}{l} ABC\bar{D} \\ 1111 \\ 1110 \end{array} = \sum m(5, 7, 9, 11, 14)$$

Boolean function implementation using
decoder

Required decoder 4 to 16 decoder



6

(5)

Magnitude Comparator:

A magnitude Comparator is a Combinational Logic CKT that compares the two n -bit numbers A and B . It determines whether $A > B$, $A = B$ or $A < B$.

Design of 2-bit Magnitude Comparator

$A = A_1 A_0$ $B = B_1 B_0$ are two 2-bit numbers.

Case-I. $A = B$ Condition

$A = B$ when

$A_1 = B_1$ and $A_0 = B_0$.

$\therefore$ The op logic expression for $A = B$ Condition

$$E = E_1 E_0$$

$$E_1 = A_1 \Rightarrow D_0 \rightarrow E_1$$

$$E_0 =$$

$$\begin{matrix} A_0 \\ B_0 \end{matrix} \Rightarrow D_0 \rightarrow E$$

Case-II

$A > B$ Condition
 $A > B$ when and only when

$$A_1 > B_1$$

(or)

$$A_1 = B_1, A_0 > B_0$$

$\therefore$ O/p Expression for this condition.

$$A_1 \bar{B}_1 + E_1 \cdot A_0 \bar{B}_0$$

Case-III

$A < B$ Condition -

$A < B$ when and only when.

$$A_1 < B_1$$

(or)


$$A_1 > B_1 \text{ and } A_0 < B_0$$

$\therefore$ O/p expression for this condition.

$$\bar{A}_1 B_1 + E_1 \cdot \bar{A}_0 B_0$$

logic diagram.

$A_1 \ B_1 \ A_0 \ B_0$




7(a)

Rate-around Condition in J-K Flip-flop

In J-K Flip-flop as long as Clock is high for the input conditions $J \& K$ equals to 1, the o/p changes or complements its from 1 $\rightarrow$ 0 and 0 $\rightarrow$ 1. This is called toggling o/p or uncontrolled Changing (or) racing Condition.

The above problem is eliminated using Master-Slave J-K Flip-flop shown below



When $pr=1$, $cr=1$, $ck=1$ Master is enabled and operation follows the J-K F.F truth table.

Further more $ck=0$, the Slave SR Flip-flop is inhibited, so that Q_n is invariant for the pulse duration t_p . Clearly the Race-around difficulty is circumvented with this.

After the pulse passes $C_k=0$, so that master is inhibited and $\bar{C}_k=1$, which causes the slave to be enabled. The slave is SR flip-flop. If $S=Q_M=1$ and $R=\bar{Q}_M=0$ then $Q=1$ and $\bar{Q}=0$. Similarly $S=Q_M=0$ and $R=\bar{Q}_M=1$ then $Q=0$ & $\bar{Q}=1$.

7(b) Conversion of J-K Flip-flop into SR flip-flop.

Q_n	Q_{n+1}	S	R	Q_n	J	K
0	0	0	X	0	0	X
0	1	1	0	0	1	X
1	0	0	1	1	X	1
1	1	X	0	1	X	0

$$J = f(S, R, Q_n) = \sum m(4) + \sum d(3, 1, 5)$$

$$K = f(S, R, Q_n) = \sum m(3) + \sum d(0, 2, 4)$$


SR

Q_n	0	1	11	10
0	0	2	6	14
1	X	X	7	X

J = $\bar{S}\bar{R}$

Q_n	00	01	11	10
0	X	2	6	X
1	1	13	7	5


K = $\bar{S}R$



Conversion of J-K flip flop into T flip-flop

Q_n	Q_{n+1}	T	Q_n	J	K
0	0	0	0	0	X
0	1	1	0	1	X
1	0	1	1	X	1
1	1	0	1	X	0

$$J = f(T, Q_n) = \sum w(2) + \sum d(1, 3)$$




$$J = T$$

$$K = f(T, Q_n) = \sum w(3) + \sum d(0, 2)$$



$$K = T$$

logic diagram:



Unit - IV

8. Design of BCD synchronous counter

BCD counter means Mod-10 Counter

No. of flip-flops required

$$N \leq \log_2 W$$

$$n_{\min} = 4$$


Type of Flip-flop

JK

$J_A, K_A, J_B, K_B, J_C, K_C$

T_D, K_D

State diagram:



present gate	Next gate	JA	JB	JC	KA	KB	KC	present gate	Next gate	JA	JB	JC	KA	KB	KC
0 0 0 0	0 0 0 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 0 0 1	0 0 1 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 0 1 0	0 0 1 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 0 1 1	0 1 0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 1 0 0	0 1 0 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 1 0 1	0 1 1 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 1 1 0	0 1 1 1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0 1 1 1	1 0 0 0	1	0	0	1	0	0	1	0	0	0	0	1	0	0
1 0 0 0	1 0 0 1	1	0	0	1	0	0	1	0	0	0	0	1	0	0
1 0 0 1	0 0 0 0	1	0	0	1	0	0	1	0	0	0	0	1	0	0

Permanent

Don't Cares.

Unwind States.

10, 11, 12, 13, 14, 15-

$$J_A = \sum w(7) + \sum d(8, 9, 10 \text{ to } 15)$$

$$J_B = \sum w(3) + \sum d(4, 5, 6, 7, 10 \text{ to } 15)$$

$$J_C = \sum w(1, 5) + \sum d(2, 3, 6, 7, 10 \text{ to } 15)$$

$$J_D = \sum w(0, 2, 4, 6, 8) + \sum d(1, 3, 5, 7, 9 \text{ to } 15)$$

$$K_A = \sum w(9) + \sum d(0 \text{ to } 7 \text{ \& } 10 \text{ to } 15)$$

$$K_B = \sum w(7) + \sum d(0, 1, 2, 3, 7, \text{ \& } 10 \text{ to } 15)$$

$$K_C = \sum w(3, 7) + \sum d(0, 1, 4, 5, 8, 9 \text{ \& } 10 \text{ to } 15)$$

$$K_D = \sum w(1, 3, 5, 7, 9) + \sum d(0, 2, 4, 6, 8 \text{ \& } 10 \text{ to } 15)$$

$K_A = D_n$

$J_A = B_n C_n D_n$

Ans Bn \ Cn Dn	00	01	11	10
00	0	4	X ₁₂	X ₈
01	1	5	X ₁₃	X ₉
11	3	7	X ₁₅	X ₁₁
10	2	6	X ₁₄	X ₁₀

Ans Bn \ Cn Dn	00	01	11	10
00	X ₀	X ₄	X ₁₂	X ₈
01	X ₁	X ₅	X ₁₃	X ₉
11	X ₃	X ₇	X ₁₅	X ₁₁
10	X ₂	X ₆	X ₁₄	X ₁₀

Ans Bn \ Cn Dn	00	01	11	10
00	0	X ₄	X ₁₂	X ₈
01	1	X ₅	X ₁₃	X ₉
11	3	X ₇	X ₁₅	X ₁₁
10	2	X ₆	X ₁₄	X ₁₀

$J_B = C_n D_n$

Ans Bn \ Cn Dn	00	01	11	10
00	X ₀	X ₄	X ₁₂	X ₈
01	X ₁	X ₅	X ₁₃	X ₉
11	X ₃	X ₇	X ₁₅	X ₁₁
10	X ₂	X ₆	X ₁₄	X ₁₀

$K_B = C_n D_n$

Ans Bn \ Cn Dn	00	01	11	10
00	0	X ₄	X ₁₂	X ₈
01	X ₁	X ₅	X ₁₃	X ₉
11	3	X ₇	X ₁₅	X ₁₁
10	X ₂	X ₆	X ₁₄	X ₁₀

Ans Bn \ Cn Dn	00	01	11	10
00	X ₀	X ₄	X ₁₂	X ₈
01	X ₁	X ₅	X ₁₃	X ₉
11	X ₃	X ₇	X ₁₅	X ₁₁
10	X ₂	X ₆	X ₁₄	X ₁₀

$K_D = 1$

$J_D = 1$


Ans Bn \ Cn Dn	00	01	11	10
00	0	X ₄	X ₁₂	X ₈
01	X ₁	X ₅	X ₁₃	X ₉
11	X ₃	X ₇	X ₁₅	X ₁₁
10	X ₂	X ₆	X ₁₄	X ₁₀

$J_C = \bar{A}_n D_n$

Ans Bn \ Cn Dn	00	01	11	10
00	X ₀	X ₄	X ₁₂	X ₈
01	X ₁	X ₅	X ₁₃	X ₉
11	X ₃	X ₇	X ₁₅	X ₁₁
10	X ₂	X ₆	X ₁₄	X ₁₀

$K_C = D_n$

Draw the logic diagram:




Mod-10 Synchronous Counter

9(a).


Implement Boolean function

$$f(A, B, C) = \sum m(1, 2, 4, 6) \quad \text{using PROM}$$




Size of the ROM Here $n = 3$.

$$2^n \times m \quad 2^3 \times 2 = 8 \times 2 \text{ ROM}$$



9(b)



- ① A 2-i/p NAND Gate consists of two p-type units in parallel & 2 n-type units in series.
- ② If all inputs are high, both p-channel transistors turn off and both n-channel transistors turn on.
- ③ The o/p has a low impedance to ground and produces a low state.
- ④ If any input is low, the associated n-channel transistor is turned off and the associated p-channel transistor is turned on.
- ⑤ The o/p is coupled to the V_{DD} and goes to the high state.