Hall Ticket Number:



III/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION

NT		III/IV B. Lech (Regular/Supplementary) DEGREE EXAMINATION	
No	vem	ber, 2019 Information Techno	ology
Fifth SemesterCompiler DesTime: Three HoursMaximum : 60 M		esign	
Tim	e: Th	-	0
Ansv	ver O	uestion No.1 compulsorily. (1X12 = 12 1	Marks)
		<i>NE question from each unit.</i> (4X12=48 I	
1		swer all questions (1X12=12 M	
	a)	Define assembler.	,
	b)	Define symbol table.	
	c)	Define lexeme.	
	d)	List the possible actions can make in shift-reduce parsing.	
	e)	Define reduce/reduce conflict.	
	f)	Define syntax-directed definition.	
	g)	Define control stack.	
	h)	Define activation record.	
	i)	Define call by reference.	
	j)	Define register allocation.	
	k)	Define basic block	
	1)	Define flow graph.	
	1)	UNIT I	
2	a)	Illustrate phases of compiler with an assignment statement $a=(b+c)*(b+c)*2$	8M
2	b)	Find whether the following grammar is $LL(1)$ or not	4M
	0)	S-> abSa aaAb	-1141
		A->baAb b	
		(OR)	
3	a)	Find the predictive parser for the following grammar and parse the sentence id+id*id	8M
5	aj	$E \rightarrow E+T T$	OIVI
		$T \rightarrow T^*F F$	
		$F \rightarrow (E)$ id	
	b)	Differentiate the lexical analysis with parsing.	4M
	0)	UNIT II	-+1VI
4	a)		8M
4	a)	Construct the SLR parsing table for the grammar S->(L) a	OIVI
	b)	L->L,S S Construct Syntax trace for h + 5 - a	414
	0)	Construct Syntax tree for $b + 5 - a$	4M
5	-)	(OR)	014
5	a)	Construct the LALR parsing table for the grammar $S > L - P P$	8M
		$S \rightarrow L = R R$	
		L->*R id	
	1.)	R->L	43.4
	b)	Illustrate the construction of input/output translator with Yacc.	4M
(``		014
6	a)	Illustrate stack and heap storage allocation strategies for strings and records.	8M
	b)	Demonstrate the representing of scope information.	4M
-	``	(OR)	43.4
7	a)	Explain register assignment and allocation with an example.	4M
	b)	Demonstrate different data structures to symbol tables	8M
0	``	UNIT IV	01
8	a)	Describe simple target machine model.	6M
	b)	Demonstrate determining the liveness and next-use information for each statement in a basic block.	6M
0		(OR)	A7 6
9	a)	Illustrate back patching.	4M
	b)	Illustrate the issues in design of code generator	8M

		Compiler design schema	
1	Ar	1	12 Marks
	a)	Define assembler.	1M
	b)	Define symbol table.	1M
	c)	Define lexeme.	1N
	d)	List the possible actions can make in shift-reduce parsing.	1N
	e)	Define reduce/reduce conflict.	1N
	f)	Define syntax-directed definition.	1N
	g)	Define control stack.	1N
	h)	Define dynamic storage allocation.	1N
	i)	Define call by reference.	1N
	j)	Define register allocation.	1N
	k)	Define basic block	1N
	I)	Define CISC	1N
		UNIT I	
2	a)	Illustrate phases of compiler with an assignment statement $a=(b+c)*(b+c)*2$	8M
Ans	5:	Diagram-2M	
		Explanation-3M	
		Example-3M	
2	b)	Find whether the following grammar is LL(1) or not	4N
		S-> abSa aaAb	
		A->baAb b	
Ans	5:	Procedure-2M	
		Result-1M	
		(OR)	
3	a)	Find the predictive parser for the following grammar and parse the sentence $(a+b)*c$ $E \rightarrow E+T T$ $T \rightarrow T*F F$	9M
		$F \rightarrow (E) id$	
Ans		Procedure-3M	
		Table-6M	
3	b)	Differentiate the lexical analysis with parsing.	3M
Ans	5:	Any 3 differences- 3M	
		UNIT II	
4	a)	Construct the SLR parsing table for the grammar	8M
		S->(L) a	
		L->L,S S	
Ans	5:	Procedure-3M	
		Table-5M	
4	b)	Construct Syntax tree for $b + 5 - a$	4M
Ans	5:	Tree -4M	
		(OR)	
5	a)	Construct the LALR parsing table for the grammar	8M
		S->L=R R	
		L->*R id	
		R->L	
Ans	5:	Procedure-3M	
		Table-5M	
5	b)	Illustrate the construction of input/output translator with Yacc.	4N
<u>ر</u>		Diagram 2M	
Ans	5:	Diagram-2M Explanation-2M	

6	a)	Illustrate stack and heap storage allocation strategies for strings and records.	7M
Ans:		Stack storage allocation-3M	
		Heap storage allocation -4M	
6	b)	Demonstrate the representing of scope information.	5M
Ans:		Explanation-5M	
		(OR)	
7	a)	Explain register assignment and allocation with an example.	5M
Ans:		Explanation -3M	
	_	Example-2M	
7	b)	Demonstrate different data structures to symbol tables	7M
Ans:		Explanation-7M	
		UNIT IV	
8	a)	Describe simple target machine model.	8M
Ans:		Expalanation-8M	
8	b)	Demonstrate determining the liveness and next-use information for each statement in a basic	4M
		block.	
Ans:		Expalanation-4M	
		(OR)	
9	a)	Illustrate back patching.	4M
Ans	5:	Expalanation-4M	
9	b)	Illustrate the issues in design of code generator	8M
Ans:		Expalanation-8M	