# SCHEME OF EVALUATION

## II/IV B.Tech., II-Sem. Regular Degree Examination Electronics and Communication Engineering

Microprocessor & Microcontroller

(20EC405)

Prepared by

Mr. P. Madhukumar Assistant Professor Department of ECE Verified by

Dr. B. Chandra Mohan Prof. & Head Department of ECE

External Evaluator

### Bapatla Engineering College::Bapatla

### II/IV B.Tech (Regular\Supplementary) DEGREE EXAMINATION

July/August,2023 Fourth Semester Electronics & Communication Engineering Microprocessor & Microcontroller (20EC405)



#### **Scheme of Evaluation**

1		word.			
	(n)	PUSH and POP instructions updates Stack Pointer by subtracting and	CO1	L1	1M
	g)	adding 2 respectively.	COI		1101
	h)	<b>DMA:</b> Direct Memory Access is fastest scheme of data transfer between	CO3	L2	1M
	11)	memory/input output devices without involvement of CPU	005	L2	1111
	i)	Hardware interrupt pins of 8086:	CO1	L2	1M
	1)	NMI (Non Maskable Interrupt)	COI	L2	1 101
		INTR (Interrupt Pin)			
		INTA <sup>^</sup> (Interrupt Acknowledgement Pin only available in minimum mode)			
	j)	<b>8051 Ports:</b> P0,P1,P2,P3 – 4 No. of 8-bit parallel ports and 1 serial port	CO4	L1	1M
	J	(TX/RX)	04		1111
	k)	<b>TMOD Register:</b> decides the mode of operation of T0 & T1 timers.	CO1	L2	1M
	к)	MSB LSB	COI	L2	1111
		GATE C/T M1 M0 GATE C/T M1 M0			
		TIMER 1 TIMER 0			
	1)	SBUF Register: 8-bit register used for serial communication. It is filled	CO2	L2	1M
		with value to be transmitted serially on TXD pin and it also holds the value			
		received serially on RXD pin.			
	m)	When an interrupt occurs automatically type number is calculated and	CO2	L1	1M
		Program Counter is diverted to Interrupt Vector Table (IVT) for updating			
		the location of special routine called Interrupt Service Routine (ISR).			
	n)	Timers in 8051: 8051 contains two 16-bit timers namely T0 and T1. Every	CO2	L1	1M
		timer is combination of two 8-bit SFRs namely TL0, TH0, TL1, TH1.			
		<u>Unit-I</u>			
2	a)	Architecture of 8086 : two sub-sections namely BIU and EU	CO1	L4	1 M
		Block diagram			3 M
		Function of each block			3 M
	b)	Instructions of 8086:			
			CO1	L2	
			CO1	L2	
1	,	<b>XLAT:</b> The contents of AL is replaced with a value from the look up table	CO1	L2	2.14
		<b>XLAT:</b> The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to	CO1	L2	2 M
		<b>XLAT:</b> The contents of AL is replaced with a value from the look up table	CO1	L2	2 M
		<b>XLAT:</b> The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table.	CO1	L2	2 M
		<ul><li>XLAT: The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table.</li><li>TEST: It computes bit wise and of two operands without effecting them</li></ul>	CO1	L2	2 M 2 M
		<b>XLAT:</b> The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table.	CO1	L2	
		<ul><li>XLAT: The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table.</li><li>TEST: It computes bit wise and of two operands without effecting them (the result is discarded). Instead, it changes SF,ZF &amp; PF.</li></ul>	CO1	L2	
		<ul> <li>XLAT: The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table.</li> <li>TEST: It computes bit wise and of two operands without effecting them (the result is discarded). Instead, it changes SF,ZF &amp; PF.</li> <li>STOSB: It is a string instruction used to store a string in AL to ES:DI. It</li> </ul>	CO1	L2	
		<ul><li>XLAT: The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table.</li><li>TEST: It computes bit wise and of two operands without effecting them (the result is discarded). Instead, it changes SF,ZF &amp; PF.</li></ul>	CO1	L2	2 M
		<ul> <li>XLAT: The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table.</li> <li>TEST: It computes bit wise and of two operands without effecting them (the result is discarded). Instead, it changes SF,ZF &amp; PF.</li> <li>STOSB: It is a string instruction used to store a string in AL to ES:DI. It automatically updates DI by 1 after storing. It can be used with REP prefix.</li> </ul>	CO1	L2	2 M 2 M
		<ul> <li>XLAT: The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table.</li> <li>TEST: It computes bit wise and of two operands without effecting them (the result is discarded). Instead, it changes SF,ZF &amp; PF.</li> <li>STOSB: It is a string instruction used to store a string in AL to ES:DI. It automatically updates DI by 1 after storing. It can be used with REP prefix.</li> <li>ESC: the instruction with this prefix in memory is meant for execution by</li> </ul>	CO1	L2	2 M
		<ul> <li>XLAT: The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table.</li> <li>TEST: It computes bit wise and of two operands without effecting them (the result is discarded). Instead, it changes SF,ZF &amp; PF.</li> <li>STOSB: It is a string instruction used to store a string in AL to ES:DI. It automatically updates DI by 1 after storing. It can be used with REP prefix.</li> <li>ESC: the instruction with this prefix in memory is meant for execution by the co-processor.</li> </ul>	CO1	L2	2 M 2 M
		<ul> <li>XLAT: The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table.</li> <li>TEST: It computes bit wise and of two operands without effecting them (the result is discarded). Instead, it changes SF,ZF &amp; PF.</li> <li>STOSB: It is a string instruction used to store a string in AL to ES:DI. It automatically updates DI by 1 after storing. It can be used with REP prefix.</li> <li>ESC: the instruction with this prefix in memory is meant for execution by the co-processor.</li> </ul>			2 M 2 M
3	a)	XLAT: The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table. TEST: It computes bit wise and of two operands without effecting them (the result is discarded). Instead, it changes SF,ZF & PF. STOSB: It is a string instruction used to store a string in AL to ES:DI. It automatically updates DI by 1 after storing. It can be used with REP prefix. ESC: the instruction with this prefix in memory is meant for execution by the co-processor. (OR) 8086 Addressing modes: (Any 5 with examples)	CO1	L2	2 M 2 M 1 M
3		XLAT: The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table. TEST: It computes bit wise and of two operands without effecting them (the result is discarded). Instead, it changes SF,ZF & PF. STOSB: It is a string instruction used to store a string in AL to ES:DI. It automatically updates DI by 1 after storing. It can be used with REP prefix. ESC: the instruction with this prefix in memory is meant for execution by the co-processor. (OR) 8086 Addressing modes: (Any 5 with examples) 1. Immediate eg: MOV AX,4004H			2 M 2 M
3		XLAT: The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table. TEST: It computes bit wise and of two operands without effecting them (the result is discarded). Instead, it changes SF,ZF & PF. STOSB: It is a string instruction used to store a string in AL to ES:DI. It automatically updates DI by 1 after storing. It can be used with REP prefix. ESC: the instruction with this prefix in memory is meant for execution by the co-processor. (OR) 8086 Addressing modes: (Any 5 with examples) 1. Immediate eg: MOV AX,4004H 2. Register direct eg: MOV AL,BL			2 M 2 M 1 M
3		XLAT: The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table. TEST: It computes bit wise and of two operands without effecting them (the result is discarded). Instead, it changes SF,ZF & PF. STOSB: It is a string instruction used to store a string in AL to ES:DI. It automatically updates DI by 1 after storing. It can be used with REP prefix. ESC: the instruction with this prefix in memory is meant for execution by the co-processor. (OR) 8086 Addressing modes: (Any 5 with examples) 1. Immediate eg: MOV AX,4004H 2. Register direct eg: MOV AL,BL 3. Direct eg: MOV AX,[4004H]			2 M 2 M 1 M
3		XLAT: The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table. TEST: It computes bit wise and of two operands without effecting them (the result is discarded). Instead, it changes SF,ZF & PF. STOSB: It is a string instruction used to store a string in AL to ES:DI. It automatically updates DI by 1 after storing. It can be used with REP prefix. ESC: the instruction with this prefix in memory is meant for execution by the co-processor. (OR) 8086 Addressing modes: (Any 5 with examples) 1. Immediate eg: MOV AX,4004H 2. Register direct eg: MOV AL,BL 3. Direct eg: MOV AX,[4004H] 4. Register indirect eg: MOV AL,[SI]			2 M 2 M 1 M
3		XLAT: The contents of AL is replaced with a value from the look up table whose base address is DS:BX. The value in AL is treated as offset to browse through the loop up table. TEST: It computes bit wise and of two operands without effecting them (the result is discarded). Instead, it changes SF,ZF & PF. STOSB: It is a string instruction used to store a string in AL to ES:DI. It automatically updates DI by 1 after storing. It can be used with REP prefix. ESC: the instruction with this prefix in memory is meant for execution by the co-processor. (OR) 8086 Addressing modes: (Any 5 with examples) 1. Immediate eg: MOV AX,4004H 2. Register direct eg: MOV AL,BL 3. Direct eg: MOV AX,[4004H]			2 M 2 M 1 M

	b)	Elements of Microprocessor Unit:	CO1	L1	3 M
		1. ALU			
		2. Registers: General purpose and Special purpose			
		3. Control Unit			
		4. I/O units/Buses			4.3.6
		Explanation of function of each unit			4 M
		<u>Unit-II</u>			•
4	a)	<b>DIV instruction:</b> 86 supports only unmatched divisions i.e. 32/16 or 16/8	CO2	L3	1M
		1 DIV DV · DV · AV/DV with AV holding quotient and DV holding			2 M
		1. DIV BX : DX:AX/BX with AX holding quotient and DX holding remainder.			
		2. DIV BL : AX/BL with AL holding quotient and AH holding remainder			
		2. DIV DE : AA/DE with AE holding quotient and AIT holding remainder			
		ALP for 8-bit Divison: using 16/8			4 M
		MOV SI,4000H			
		MOV AH,00H			
		MOV AL, NUMERATOR			
		MOV BL, DENONOMINATOR			
		DIV BL			
		MOV [SI],AX			
	b)	Interrupt groups/Types:8086:	CO2	L1	
		List of any 5 types			2M
		Groups with examples – identification of type			
		1. Hardware interrupts: NMI, INTR			5 M
		2. Software interrupts: int 0 to int 255			
		3. Maskable interrupts: all software interrupts			
		4.Un-maskable interrupts: NMI			
		5. Vectored interrupts: int 0 to int 255			
		6. Non-vectored interrupts: INTR			
		(OR)		1	1
5	a)	Assembly Language Program development tools: List	CO2	L1	3 M
		1. Editor			
		2. Assembler			
		3. Linker			
		4. Locator			
		5.Debugger / Emulator			
		Function of each tool-details			4 M
	b)	Procedure VS Macro: for modular programming	C01	L5	1 M
	- /	Procedure:			
		Accessed by using CALL and RET instructions			3 M
		<ul> <li>Used for encapsulating large no. of instructions</li> </ul>			
		<ul> <li>Involves latencies</li> </ul>			
		<ul> <li>Passing paramters: by reg, stack</li> </ul>			
		Macro	1		3 M
					5 101
		• Accessed by name of the macro			5 141
		<ul><li>Accessed by name of the macro</li><li>Used for less no. of instructions</li></ul>			5 101
		• Accessed by name of the macro			5 111

6	a)	Modes of 8086 operation:	CO2	L2	
0	<i>u)</i>	Pin no.33 MN/MX <sup>^</sup> decides MIN (single processor) & MAX (multi-	002	12	1M
		processor). Pins 24 to 31 has different meanings in different modes.			
		Any 3 differences			
		MIN mode:			3 M
		• Uni processor mode			
		<ul> <li>8237 use HOLD, HLDA pins</li> <li>M/IO^,RD^ &amp; WR^ are control signals</li> </ul>			
		MAX mode:			
		• Multi processor mode.			3 M
		<ul> <li>Control signals generated by external bus controller using S2^,S1^,S0^</li> </ul>			
		• RQ/GT <sup>^</sup> are bus request signals			
	b)	Concept of DMA:	CO1	L2	
		Direct Memory Access is fastest scheme of data transfer between			2 M
		memory/input output devices without involvement of CPU			
		<b>Block diagram</b> explaining DMA sequence of steps activating HOLD,			2 M
		HLDA and in between leasing of busses between memory/peripheral to			
		memory/peripheral device requesting them using 8237/8257.			
		<b>Operation</b> - Explanation			3 M
		(OR)	Gol	1.0	4.3.6
7	a)	8251 BLOCK DIAGRAM	CO1	L2	4 M
		D7 - D0 Data Bus Butter CLX RESET CLX Read/Write Control Upic Control CONTROL Logic Control CONTROL			
		Explanation of function of each block			3 M
	b)	<b>Diagram:</b> Key placement at row column intersections of a matrix – eg: hexa key pad using PPI -8255A	CO2	L2	3 M
		Doutings in howned interfacing			2 M
		<b>Routines in keypad interfacing:</b> 1. Key press detection –pulling columns & reading rows.			
		2. Key de-bouncing routine			
		3.Key identification – obtaining row VS column information of the key			
		4. Key encoding routine.			
					2 M
		Importance of each routine			
8	a)	<u>Unit-IV</u> TMOD & TCON formats – timer 1 usage in mode-1(16 bit timer mode)	CO2	L2	1 M
U	<i>u)</i>	The control internation in the rusinge in mode-1(10 bit timer mode)			
		Initial value calculations:			
	1	1	- 1		1

		Fosc=22 MHz, f=fosc/12= 22/12 MHz =1.83 MHz i.e.			
		TMachine cycle= $0.546$ micro seconds			3 M
		f=100KHz			
		T=1/f = 0.01 Milli seconds where $T=Ton+Toff$			
		Here considering symmetric square wave Ton =Toff = $T/2 = 0.005$ Milli			
		seconds			
		d=no. of 0.546 micro seconds to make up 0.005 milli seconds			
		=5000/546=9			
		Intital value= $M-d+1=FFFF-9+1=FFF7H$			3 M
		Assembly code:			
		CLR P1.3			
		MOV TMOD,#0001 0000B			
		MOV TL1,#F7H			
		MOV TH1,#FFH			
		SETB P1.3			
		SETB TR1			
		Again: JNB TF1 Again			
		CLR TF1			
		CLR TR1			
		SJMP back			
	b)	<b>8051 Memory organization:</b> Harvard architecture with duplicate memory	CO1	L2	2 M
	,	maps.			
		Internal RAM: 00-7F H – 128B			3 M
		Internal ROM: 000-FFFH- 4 KB			
		External RAM:0000-FFFFH-64KB			
		External ROM:0000-FFFFH-64KB			2 M
		Types of MOV instructions to work with these memory maps			2 M
		(OR)			•
9	a)	Stepper motor – Half step/ Full step modes of operation (clock wise/anti	CO2	L2	2 M
		clock wise direction)			
		<b>Diagram:</b> Interfacing stepper motors 4 windings with any of the port1 pins			2 M
					2 M
		Assembly code			3 M
	b)	8051 Addressing modes: list	CO1	L1	3 M
		Addressing modes explanation with example instructions			4 M
		1. Immediate eg: MOV A,#04H			
		2. Register direct eg: MOV R1,A			
		3. Register indirect eg: MOV A,@R0			
		4. Direct eg: MOV R0,42H			
		5. Indexed eg: MOVC A, @A+PC			
		6.Implicit eg: RLA			