


# Chapter 1. Basic Structure of Computers




### **Functional Units**





#### Figure 1.1. Basic functional units of a computer.

# Information Handled by a Computer



- Instructions/machine instructions
- Govern the transfer of information within a computer as well as between the computer and its I/O devices
- Specify the arithmetic and logic operations to be performed
- > Program
- Data
- > Used as operands by the instructions
- Source program
- Encoded in binary code 0 and 1

#### **Memory Unit**

- Store programs and data
- Two classes of storage
- > Primary storage
- Fast
- Programs must be stored in memory while they are being executed
- Large number of semiconductor storage cells
- Processed in words
- Address
- RAM and memory access time
- Memory hierarchy cache, main memory
- Secondary storage larger and cheaper

# Arithmetic and Logic Unit (ALU)




- Most computer operations are executed in ALU of the processor.
- Load the operands into memory bring them to the processor – perform operation in ALU – store the result back to memory or retain in the processor.
- Registers
- Fast control of ALU

#### **Control Unit**



- All computer operations are controlled by the control unit.
- The timing signals that govern the I/O transfers are also generated by the control unit.
- Control unit is usually distributed throughout the machine instead of standing alone.
- Operations of a computer:
- Accept information in the form of programs and data through an input unit and store it in the memory
- Fetch the information stored in the memory, under program control, into an ALU, where the information is processed
- Output the processed information through an output unit
- Control all activities inside the machine through a control unit



>Two types of functional units:

>elements that operate on data values (combinational)


> elements that contain state (state elements)



#### **Five Execution Steps**

Step name	Action for R-type instructions	Action for Memory- reference Instructions	Action for branches	Action for jumps
Instruction fetch	IR = MEM[PC] PC = PC + 4			
Instruction decode/ register fetch	A = Reg[IR[25-21]] B = Reg[IR[20-16]] ALUOut = PC + (sign extend (IR[15-0])<<2)			
Execution, address computation, branch/jump completion	ALUOut = A op B	ALUOut = A+sign extend(IR[15-0])	IF(A==B) Then PC=ALUOut	PC=PC[31- 28]  (IR[25- 0]<<2)
Memory access or R-type completion	Reg[IR[15-11]] = ALUOut	Load:MDR =Mem[ALUOut] or Store:Mem[ALUOut] = B		
Memory read completion		Load: Reg[IR[20-16]] = MDR		

## Basic Operational Concepts



#### Review



- Activity in a computer is governed by instructions.
- To perform a task, an appropriate program consisting of a list of instructions is stored in the memory.
- Individual instructions are brought from the memory into the processor, which executes the specified operations.
- Data to be used as operands are also stored in the memory.

### **A Typical Instruction**



- Add the operand at memory location LOCA to the operand in a register R0 in the processor.
- Place the sum into register R0.
- The original contents of LOCA are preserved.
- The original contents of R0 is overwritten.
- Instruction is fetched from the memory into the processor – the operand at LOCA is fetched and added to the contents of R0 – the resulting sum is stored in register R0.




# Separate Memory Access and ALU Operation

- Load LOCA, R1
- Add R1, R0
- Whose contents will be overwritten?



#### **Connection Between the Processor and the Memory**








Figure 1.2. Connections between the processor and the memory.

#### Registers

- Instruction register (IR)
- Program counter (PC)
- General-purpose register  $(R_0 R_{n-1})$
- Memory address register (MAR)
- Memory data register (MDR)



### **Typical Operating Steps**



- PC is set to point to the first instruction
- The contents of PC are transferred to MAR
- A Read signal is sent to the memory
- The first instruction is read out and loaded into MDR
- The contents of MDR are transferred to IR
- Decode and execute the instruction



# Typical Operating Steps (Cont')



#### Get operands for ALU

- General-purpose register
- Memory (address to MAR Read MDR to ALU)
- Perform operation in ALU
- Store the result back
  - > To general-purpose register
  - To memory (address to MAR, result to MDR Write)
- During the execution, PC is incremented to the next instruction

#### Interrupt



- Normal execution of programs may be preempted if some device requires urgent servicing.
- The normal execution of the current program must be interrupted – the device raises an *interrupt* signal.
- Interrupt-service routine
- Current system information backup and restore (PC, general-purpose registers, control information, specific information)

#### **Bus Structures**




- There are many ways to connect different parts inside a computer together.
- A group of lines that serves as a connecting path for several devices is called a *bus*.
- Address/data/control



#### **Bus Structure**

#### • Single-bus






## Speed Issue

- Different devices have different transfer/operate speed.
- If the speed of bus is bounded by the slowest device connected to it, the efficiency will be very low.
- How to solve this?
- A common approach use buffers.







- The most important measure of a computer is how quickly it can execute programs.
- Three factors affect performance:
- > Hardware design
- Instruction set
- Compiler



• Processor time to execute a program depends on the hardware involved in the execution of individual machine instructions.




Figure 1.5. The processor cache.



- The processor and a relatively small cache memory can be fabricated on a single integrated circuit chip.
- Speed
- Cost
- Memory management

#### **Processor Clock**



- Clock, clock cycle, and clock rate
- The execution of each instruction is divided into several steps, each of which completes in one clock cycle.
- Hertz cycles per second

#### **Basic Performance Equation**

- T processor time required to execute a program that has been prepared in high-level language
- N number of actual machine language instructions needed to complete the execution (note: loop)
- S average number of basic steps needed to execute one machine instruction. Each step completes in one clock cycle
- R clock rate
- Note: these are not independent to each other

$$T = \frac{N \times S}{R}$$

How to improve T?



#### Pipeline and Superscalar Operation



- Instructions are not necessarily executed one after another.
- The value of S doesn't have to be the number of clock cycles to execute one instruction.
- Pipelining overlapping the execution of successive instructions.
- Add R1, R2, R3
- Superscalar operation multiple instruction pipelines are implemented in the processor.
- Goal reduce S (could become <1!)

#### **Clock Rate**

- Increase clock rate
- Improve the integrated-circuit (IC) technology to make the circuits faster
- Reduce the amount of processing done in one basic step (however, this may increase the number of basic steps needed)
- Increases in R that are entirely caused by improvements in IC technology affect all aspects of the processor's operation equally except the time to access the main memory.



#### **CISC and RISC**



- Tradeoff between N and S
- A key consideration is the use of pipelining
- S is close to 1 even though the number of basic steps per instruction may be considerably larger
- It is much easier to implement efficient pipelining in processor with simple instruction sets
- Reduced Instruction Set Computers (RISC)
- Complex Instruction Set Computers (CISC)

#### Compiler



- A compiler translates a high-level language program into a sequence of machine instructions.
- To reduce N, we need a suitable machine instruction set and a compiler that makes good use of it.
- Goal reduce N×S
- A compiler may not be designed for a specific processor; however, a high-quality compiler is usually designed for, and with, a specific processor.

#### Performance Measurement

- T is difficult to compute.
- Measure computer performance using benchmark programs.
- System Performance Evaluation Corporation (SPEC) selects and publishes representative application programs for different application domains, together with test results for many commercially available computers.
- Compile and run (no simulation)
- Reference computer

SPEC rating =  $\frac{\text{Running time on the reference computer}}{\text{Running time on the computer under test}}$ SPEC rating =  $\left(\prod_{i=1}^{n} SPEC_{i}\right)^{\frac{1}{n}}$ 



#### Multiprocessors and Multicomputers

- Multiprocessor computer
- Execute a number of different application tasks in parallel
- > Execute subtasks of a single large task in parallel
- All processors have access to all of the memory shared-memory multiprocessor
- Cost processors, memory units, complex interconnection networks
- Multicomputers
- Each computer only have access to its own memory
- Exchange message via a communication network messagepassing multicomputers






# Chapter 2. Machine Instructions and Programs



#### **Objectives**



- Number representation and addition/subtraction in the 2's-complement system.
- Addressing methods for accessing register and memory operands.
- Assembly language for representing machine instructions, data, and programs.
- Program-controlled Input/Output operations.



### Number, Arithmetic Operations, and Characters



### **Signed Integer**


 3 major representations: Sign and magnitude One's complement Two's complement


• Assumptions:

4-bit machine word16 different values can be representedRoughly half are positive, half are negative



### Sign and Magnitude Representation







High order bit is sign: 0 = positive (or zero), 1 = negative Three low order bits is the magnitude: 0 (000) thru 7 (111) Number range for n bits =  $+/-2^{n-1}$  -1 Two representations for 0



#### One's Complement Representation






- Subtraction implemented by addition & 1's complement
- Still two representations of 0! This causes some problems
- Some complexities in addition

### Two's Complement Representation




like 1's comp except shifted one position clockwise



- Only one representation for 0
- One more negative number than positive number

### Binary, Signed-Integer Representations

Page 28	В	V	alues represented	
	b <sub>3</sub> b <sub>2</sub> b <sub>1</sub> b <sub>0</sub>	Sign and magnitude	1's complement	2's complement
	0111	+ 7	+ 7	+ 7
	0110	+ 6	+ 6	+ 6
	0101	+ 5	+ 5	+ 5
	0100	+ 4	+ 4	+ 4
	0011	+ 3	+ 3	+ 3
	0010	+ 2	+ 2	+ 2
	0001	+ 1	+ 1	+ 1
	0000	+ 0	+ 0	+ 0
	1000	- 0	- 7	- 8
	1001	- 1	- 6	- 7
	1010	- 2	- 5	- 6
	1011	- 3	- 4	- 5
	1100	- 4	- 3	- 4
	1 1 0 1	- 5	- 2	- 3
	1 1 1 0	- 6	- 1	- 2
	1111	- 7	- 0	- 1





### Addition and Subtraction – 2's Complement



	4	0100	-4	1100
	+ 3	0011	+ <u>(-3)</u>	1101
If carry-in to the high order bit = carry-out then ignore carry	7	0111	-7	11001
if carry-in differs from carry-out then overflow	4	0100	-4	1100
	<u>- 3</u>	1101	+ 3	0011
	1	10001	-1	1111

Simpler addition scheme makes twos complement the most common choice for integer number systems within digital systems

### 2's-Complement Add and Subtract Operations

Dege 21	(a)	0010 +0011	(+2) (+3)	(b)	0100 +1010	(+4) (- 6)
Page 31		0101	(+5)		1110	(- 2)
	(c)	1011 + 1110	(- 5) (- 2)	(d)	0111 + 1101	(+7) (-3)
		1001	(- 7)		0100	(+4)
	(e)	1101 - 1001	(- 3) (- 7)	$\Rightarrow$	1101 +0111	
					0100	(+4)
	(f)	0010 - 0100	(+2) (+4)	$\Rightarrow$	0010 +1100	
					1110	(-2)
	(g)	0110 - 0011	(+6) (+3)	$\Rightarrow$	0110 +1101	
					0011	(+3)
	(h)	1001 - <u>1011</u>	(-7) (-5)	$\Rightarrow$	1001 +0101	
					1110	(-2)
	(i)	1001 - 0001	(- 7) (+1)	$\Rightarrow$	1001 + 1111	
					1000	(-8)
	(j)	0010 - 1101	(+2) (-3)	$\Rightarrow$	0010 +0011	
					0101	(+5)





Figure 2.4. 2's-complement Add and Subtract operations.

Overflow - Add two positive numbers to get a negative number or two negative numbers to get a positive number





### **Overflow Conditions**

5	0 1 1 1 0 1 0 1	-7	1000 1001		
_3_	0011	<u>-2</u>	1100		
-8	1000	7	1 <sub>1</sub> 0 1 1 1		
Overfl	ow	Overflo			
5	0000 0101	-3	1 1 1 1 1 1 0 1		
2	0010	5_	1011		
7	0111	-8	1 <sub> </sub> 1 0 0 0		
No overflow		No over	No overflow		

Overflow when carry-in to the high-order bit does not equal carry out






### Sign Extension

- Task:
  - Given *w*-bit signed integer *x*
  - Convert it to *w*+*k*-bit integer with same value
- Rule:
  - Make *k* copies of sign bit:

• 
$$X' = x_{w-1}, ..., x_{w-1}, x_{w-1}, x_{w-2}, ..., x_0$$



### Sign Extension Example

short i	nt x = 15213;	
int	ix = (int) x;	
short i	nt y = -15213;	
int	iy = (int) y;	

	Decimal	Hex		Binary			
Х	15213	3B	6D			00111011	01101101
ix	15213	00 00 C4	92	00000000	00000000	00111011	01101101
У	-15213	C4	93			11000100	10010011
iy	-15213	FF FF C4	93	11111111	11111111	11000100	10010011



- Memory consists of many millions of storage cells, each of which can store 1 bit.
- Data is usually accessed in *n*-bit groups. *n* is called word length.






Figure 2.5. Memory words.





(a) A signed integer





- To retrieve information from memory, either for one word or one byte (8-bit), addresses for each location are needed.
- A k-bit address memory has 2<sup>k</sup> memory locations, namely 0 – 2<sup>k</sup>-1, called memory space.
- 24-bit memory: 2<sup>24</sup> = 16,777,216 = 16M (1M=2<sup>20</sup>)
- 32-bit memory:  $2^{32} = 4G (1G=2^{30})$
- 1K(kilo)=2<sup>10</sup>
- 1T(tera)=240



- It is impractical to assign distinct addresses to individual bit locations in the memory.
- The most practical assignment is to have successive addresses refer to successive byte locations in the memory – byteaddressable memory.
- Byte locations have addresses 0, 1, 2, ... If word length is 32 bits, they successive words are located at addresses 0, 4, 8,...

### **Big-Endian and Little-Endian Assignments**

Big-Endian: lower byte addresses are used for the most significant bytes of the word

Little-Endian: opposite ordering. lower byte addresses are used for the less significant bytes of the word





Figure 2.7. Byte and word addressing.





- Address ordering of bytes
- Word alignment
  - Words are said to be aligned in memory if they begin at a byte addr. that is a multiple of the num of bytes in a word.
    - 16-bit word: word addresses: 0, 2, 4,....
    - 32-bit word: word addresses: 0, 4, 8,....
    - 64-bit word: word addresses: 0, 8,16,....
- Access numbers, characters, and character strings

### **Memory Operation**




- Load (or Read or Fetch)
- Copy the content. The memory content doesn't change.
- > Address Load
- Registers can be used
- Store (or Write)
- > Overwrite the content in memory
- > Address and Data Store
- Registers can be used

## Instruction and Instruction Sequencing



### "Must-Perform" Operations

- Data transfers between the memory and the processor registers
- Arithmetic and logic operations on data
- Program sequencing and control
- I/O transfers



### **Register Transfer Notation**

- Identify a location by a symbolic name standing for its hardware binary address (LOC, R0,...)
- Contents of a location are denoted by placing square brackets around the name of the location (R1←[LOC], R3 ←[R1]+[R2])
- Register Transfer Notation (RTN)



### **Assembly Language Notation**

- Represent machine instructions and programs.
- Move LOC,  $R1 = R1 \leftarrow [LOC]$
- Add R1, R2, R3 = R3 ←[R1]+[R2]



### **CPU Organization**

- Single Accumulator
  - Result usually goes to the Accumulator
  - Accumulator has to be saved to memory quite often
- General Register
  - Registers hold operands thus reduce memory traffic
  - Register bookkeeping
- Stack
  - Operands and result are always in the stack



- Three-Address Instructions
  - ADD R1, R2, R3  $R1 \leftarrow R2 + R3$
- Two-Address Instructions
  - ADD R1, R2  $R1 \leftarrow R1 + R2$
- One-Address Instructions
  - ADD M  $AC \leftarrow AC + M[AR]$
- Zero-Address Instructions
  - ADD
- RISC Instructions
  - Lots of registers. Memory is restricted to Load & Store





 $TOS \leftarrow TOS + (TOS - 1)$ 

- Three-Address
  - 1. ADD R1, A, B
  - 2. ADD R2, C, D
  - 3. MUL X, R1, R2

- ;  $R1 \leftarrow M[A] + M[B]$
- ;  $R2 \leftarrow M[C] + M[D]$
- ;  $M[X] \leftarrow R1 * R2$



- Two-Address
  - 1. MOV R1, A
  - 2. ADD R1, B
  - 3. MOV R2, C
  - 4. ADD R2, D
  - 5. MUL R1, R2
  - 6. MOV X, R1

- ; R1 ← M[A]
- ;  $R1 \leftarrow R1 + M[B]$
- ; R2  $\leftarrow$  M[C]
- ;  $R2 \leftarrow R2 + M[D]$
- ; R1  $\leftarrow$  R1 \* R2
- ; M[X] ← R1



- One-Address
  - 1. LOAD A
  - 2. ADD B
  - 3. STORET
  - 4. LOAD C
  - 5. ADD D
  - 6. MUL T
  - 7. STOREX

- ; AC  $\leftarrow$  M[A]
- ;  $AC \leftarrow AC + M[B]$
- ; M[T] ← AC
- ; AC  $\leftarrow$  M[C]
- ; AC  $\leftarrow$  AC + M[D]
- ; AC  $\leftarrow$  AC \* M[T]
- ;  $M[X] \leftarrow AC$




Example: Evaluate (A+B) \* (C+D)

- Zero-Address
  - 1. PUSH A
  - 2. PUSH B
  - 3. ADD
  - 4. PUSH C
  - 5. PUSH D
  - 6. ADD
  - 7. MUL (C+D)\*(A+B)
  - 8. POP X

- ; TOS  $\leftarrow$  A
- ; TOS  $\leftarrow$  B
- ; TOS  $\leftarrow$  (A + B)
- ; TOS  $\leftarrow$  C
- ; TOS  $\leftarrow$  D
- ; TOS  $\leftarrow$  (C + D)
- ; TOS  $\leftarrow$

;  $M[X] \leftarrow TOS$ 



- RISC
  - 1. LOAD R1, A
  - 2. LOAD R2, B
  - 3. LOAD R3, C
  - 4. LOAD R4, D
  - 5. ADD R1, R1, R2
  - 6. ADD R3, R3, R4
  - 7. MUL R1, R1, R3
  - 8. STOREX, R1

- ; R1  $\leftarrow$  M[A]
- ; R2  $\leftarrow$  M[B]
- ; R3  $\leftarrow$  M[C]
- ; R4 ← M[D]
- ; R1 ← R1 + R2
- ; R3 ← R3 + R4
- ; R1  $\leftarrow$  R1 \* R3
- ; M[X] ← R1



### **Using Registers**

- Registers are faster
- Shorter instructions
  - The number of registers is smaller (e.g. 32 registers need 5 bits)
- Potential speedup
- Minimize the frequency with which data is moved back and forth between the memory and processor registers.

# Instruction Execution and Straight-Line Sequencing





Figure 2.8. A program for  $C \leftarrow [A] + [B]$ .

### **Branching**







Figure 2.9. A straight-line program for adding *n* numbers.






### **Condition Codes**

- Condition code flags
- Condition code register / status register
- N (negative)
- Z (zero)
- V (overflow)
- C (carry)
- Different instructions affect different flags





### **Conditional Branch Instructions**

- Example:
  - A: 11110000
  - B: 00010100











### **Generating Memory Addresses**

- How to specify the address of branch target?
- Can we give the memory operand address directly in a single Add instruction in the loop?
- Use a register to hold the address of NUM1; then increment by 4 on each pass through the loop.




- AC is implied in "ADD M[AR]" in "One-Address" instr.
- TOS is implied in "ADD" in "Zero-Address" instr.
- Immediate
  - The use of a constant in "MOV R1, 5", i.e. R1 ←
- Register
  - Indicate which register holds the operand

- Register Indirect
  - Indicate the register that holds the number of the register that holds the operand
    MOV R1, (R2)
- Autoincrement / Autodecrement
  - Access & update in 1 instr.
- Direct Address
  - Use the given address to access a memory location








- Indirect Address
  - Indicate the memory location that holds the address of the memory location that holds the data











• The different ways in which the location of an operand is specified in an instruction are referred to as addressing modes.


Name	Assembler syntax	Addressingfunction			
Immediate	#Value	Operand = Value			
Register	Ri	EA = Ri			
Absolute (Direct)	LOC	EA = LOC			
Indirect	(R <i>i</i> ) (LOC)	EA = [R <i>i</i> ] EA = [LOC]			
Index	X(R <i>i</i> )	EA = [Ri] + X			
Basewith index	(R <i>i</i> ,R <i>j</i> )	EA = [Ri] + [Rj]			
Basewith index and offset	X(R <i>i</i> ,R <i>j</i> )	EA = [Ri] + [Rj] + X			
Relative	X(PC)	EA = [PC] + X			
Autoincrement	(R <i>i</i> )+	EA = [R <i>i</i> ] ; Increment R <i>i</i>			
Autodecrement	-(R <i>i</i> )	Decrement R <i>i</i> ; EA = [R <i>i</i> ]			

### **Indexing and Arrays**



- Index mode the effective address of the operand is generated by adding a constant value to the contents of a register.
- Index register
- X(R<sub>i</sub>): EA = X + [R<sub>i</sub>]
- The constant X may be given either as an explicit number or as a symbolic name representing a numerical value.
- If X is shorter than a word, sign-extension is needed.

### **Indexing and Arrays**



 In general, the Index mode facilitates access to an operand whose location is defined relative to a reference point within the data structure in which the operand appears.

### **Relative Addressing**



- Relative mode the effective address is determined by the Index mode using the program counter in place of the general-purpose register.
- X(PC) note that X is a signed number
- Branch>0 LOOP
- This location is computed by specifying it as an offset from the current value of PC.
- Branch target may be either before or after the branch instruction, the offset is given as a singed num.

### **Additional Modes**



- Autoincrement mode the effective address of the operand is the contents of a register specified in the instruction. After accessing the operand, the contents of this register are automatically incremented to point to the next item in a list.
- (R<sub>i</sub>)+. The increment is 1 for byte-sized operands, 2 for 16-bit operands, and 4 for 32-bit operands.
- Autodecrement mode: -(R<sub>i</sub>) decrement first




Figure 2.16. The Autoincrement addressing mode used in the program of Figure 2.12.




# Assembly Language

### **Types of Instructions**

• Data Transfer Instructions

Name	Mnemonic
Load	LD
Store	ST
Move	MOV
Exchange	XCH
Input	IN
Output	OUT
Push	PUSH
Рор	POP



### **Data Transfer Instructions**



Mode	Assembly	Register Transfer
Direct address	LD ADR	$AC \leftarrow M[ADR]$
Indirect address	LD @ADR	$AC \leftarrow M[M[ADR]]$
Relative address	LD \$ADR	$AC \leftarrow M[PC+ADR]$
Immediate operand	LD #NBR	$AC \leftarrow NBR$
Index addressing	LD ADR(X)	$AC \leftarrow M[ADR + XR]$
Register	LD R1	$AC \leftarrow R1$
Register indirect	LD (R1)	$AC \leftarrow M[R1]$
Autoincrement	LD (R1)+	<i>AC</i> ← <i>M</i> [ <i>R</i> 1], <i>R</i> 1 ← <i>R</i> 1+1

Data Manipulation Instructions							
Arithmetic				Name		Mne	emonic
				Increment			NC
Logical & E	sit Mani	p	ulation	Decrement			DEC
Shift				Add		A	DD
				Subtract		00	SUB
				Multiply		Ν	1UL
				Divide		[	VIC
Name	Mnemonic			Add with c			DDC
Clear	CLR			Subtract with	borrow	S	UBB
Complement	COM		Na	ame	Mnemo	onic	IEG
AND	AND			shift right	SHF		
OR	OR		¥	l shift left	SHL		
Exclusive-OR	XOR		V	c shift right	SHR	A	
Clear carry	CLRC			ic shift left	SHL	A	
Set carry	SETC		Rota	te right	ROF	२	
				¥			

Rotate left

Rotate right through carry

Rotate left through carry

ROL

RORC

ROLC

Complement carry

Enable interrupt

Disable interrupt

COMC

El


D

### **Program Control Instructions**



Name	Mnemonic	
Branch	BR	
Jump	JMP	
Skip	SKP	Subtract A – B but
Call	CALL	don't store the result
Return	RET	
Compare (Subtract)	CMP	
Test (AND)	TST	
	M	ask 00000000

### **Conditional Branch Instructions**



Mnemonic	Branch Condition	<b>Tested Condition</b>
BZ	Branch if zero	Z = 1
BNZ	Branch if not zero	Z = 0
BC	Branch if carry	C = 1
BNC	Branch if no carry	C = 0
BP	Branch if plus	S = 0
BM	Branch if minus	S = 1
BV	Branch if overflow	V = 1
BNV	Branch if no overflow	V = 0

# Basic Input/Output Operations



### **I/O**



- The data on which the instructions operate are not necessarily already stored in memory.
- Data need to be transferred between processor and outside world (disk, keyboard, etc.)
- I/O operations are essential, the way they are performed can have a significant effect on the performance of the computer.



- Read in character input from a keyboard and produce character output on a display screen.
- Rate of data transfer (keyboard, display, processor)
- Difference in speed between processor and I/O device creates the need for mechanisms to synchronize the transfer of data.
- A solution: on output, the processor sends the first character and then waits for a signal from the display that the character has been received. It then sends the second character. Input is sent from the keyboard in a similar way.






Figure 2.19 Bus connection for process keyboard, and display



 Machine instructions that can check the state of the status flags and transfer data: READWAIT Branch to READWAIT if SIN = 0 Input from DATAIN to R1

WRITEWAIT Branch to WRITEWAIT if SOUT = 0 Output from R1 to DATAOUT



 Memory-Mapped I/O – some memory address values are used to refer to peripheral device buffer registers. No special instructions are needed. Also use device status registers.

READWAIT Testbit #3, INSTATUS Branch=0 READWAIT MoveByte DATAIN, R1



- Assumption the initial state of SIN is 0 and the initial state of SOUT is 1.
- Any drawback of this mechanism in terms of efficiency?
  - Two wait loops  $\rightarrow$  processor execution time is wasted
- Alternate solution?
  - Interrupt





## **Stacks**


### **Home Work**




 For each Addressing modes mentioned before, state one example for each addressing mode stating the specific benefit for using such addressing mode for such an application.










### **Reverse Polish Notation**

- Infix Notation
  - A + B
- Prefix or Polish Notation
  + A B
- Postfix or Reverse Polish Notation (RPN)
  A B +


$$A * B + C * D \qquad \Longrightarrow \qquad A B * C D * +$$





### **Reverse Polish Notation**


• Example






#### **Reverse Polish Notation**

- Stack Operation
  - (3) (4) \* (5) (6) \* +
  - PUSH 3
  - PUSH 4
  - MULT
  - PUSH 5
  - PUSH 6
  - MULT
  - ADD








# Additional Instructions


#### **Logical Shifts**




Logical shift – shifting left (LShiftL) and shifting right (LShiftR)



#### **Arithmetic Shifts**







**Rotate** 



Figure 2.32. Rotate instructions.

#### **Multiplication and Division**

- Not very popular (especially division)
- Multiply  $R_i, R_j$  $R_j \leftarrow [R_i] \times [R_j]$
- 2n-bit product case: high-order half in R(j+1)
- Divide  $R_i, R_j$  $R_j \leftarrow [R_i] / [R_j]$

Quotient is in Rj, remainder may be placed in R(j+1)







- Assembly language program needs to be converted into machine instructions. (ADD = 0100 in ARM instruction set)
- In the previous section, an assumption was made that all instructions are one word in length.
- OP code: the type of operation to be performed and the type of operands used may be specified using an encoded binary pattern
- Suppose 32-bit word length, 8-bit OP code (how many instructions can we have?), 16 registers in total (how many bits?), 3-bit addressing mode indicator.
- Add R1, R2
- Move 24(R0), R5
- LshiftR #2, R0
- Move #\$3A, R1
- Branch>0 LOOP

87710OP codeSourceDestOther info

(a) One-word instruction

- What happens if we want to specify a memory operand using the Absolute addressing mode?
- Move R2, LOC
- 14-bit for LOC insufficient
- Solution use two words

	OP code	Source	Dest	Other info
Memory address/Immediate operand				e operand

(b) Two-word instruction






- Then what if an instruction in which two operands can be specified using the Absolute addressing mode?
- Move LOC1, LOC2
- Solution use two additional words
- This approach results in instructions of variable length. Complex instructions can be implemented, closely resembling operations in high-level programming languages – Complex Instruction Set Computer (CISC)



- If we insist that all instructions must fit into a single 32-bit word, it is not possible to provide a 32-bit address or a 32-bit immediate operand within the instruction.
- It is still possible to define a highly functional instruction set, which makes extensive use of the processor registers.
- Add R1, R2 ----- yes
- Add LOC, R2 ----- no
- Add (R3), R2 ----- yes

## Chapter 7. Basic Processing Unit




#### **Overview**




- Instruction Set Processor (ISP)
- Central Processing Unit (CPU)
- A typical computing task consists of a series of steps specified by a sequence of machine instructions that constitute a program.
- An instruction is executed by carrying out a sequence of more rudimentary operations.

## Some Fundamental Concepts



#### **Fundamental Concepts**

- Processor fetches one instruction at a time and perform the operation specified.
- Instructions are fetched from successive memory locations until a branch or a jump instruction is encountered.
- Processor keeps track of the address of the memory location containing the next instruction to be fetched using Program Counter (PC).
- Instruction Register (IR)



#### **Executing an Instruction**




 Fetch the contents of the memory location pointed to by the PC. The contents of this location are loaded into the IR (fetch phase).

 $\mathsf{IR} \leftarrow [\mathsf{[PC]]}$ 

 Assuming that the memory is byte addressable, increment the contents of the PC by 4 (fetch phase).

 $PC \leftarrow [PC] + 4$ 

• Carry out the actions specified by the instruction in the IR (execution phase).



#### **Processor Organization**

Figure 7.1. Single-bus organization of the datapath inside a proc

Datapath

#### **Executing an Instruction**

- Transfer a word of data from one processor register to another or to the ALU.
- Perform an arithmetic or a logic operation and store the result in a processor register.
- Fetch the contents of a given memory location and load them into a processor register.
- Store a word of data from a processor register into a given memory location.










Figure 7.2. Input and output gating for the registers in Figure 7.1.

#### **Register Transfers**

• All operations and data transfers are controlled by the processor clock.





# Performing an Arithmetic or Logic Operation

- The ALU is a combinational circuit that has no internal storage.
- ALU gets the two operands from MUX and bus. The result is temporarily stored in register Z.
- What is the sequence of operations to add the contents of register R1 to those of R2 and store the result in R3?
  - 1. R1out, Yin
  - 2. R2out, SelectY, Add, Zin
  - 3. Zout, R3in

#### **Fetching a Word from Memory**

• Address into MAR; issue Read operation; data into MDR.





Figure 7.4. Connection and control signals for register MDR.



#### Fetching a Word from Memory



- To accommodate this, the processor waits until it receives an indication that the requested operation has been completed (Memory-Function-Completed, MFC).
- Move (R1), R2
- MAR ← [R1]
- Start a Read operation on the memory bus
- Wait for the MFC response from the memory
- Load MDR from the memory bus
- ▶ R2 ← [MDR]







Figure 7.5. Timing of a memory Read operation.

#### **Execution of a Complete Instruction**

- Add (R3), R1
- Fetch the instruction
- Fetch the first operand (the contents of the memory location pointed to by R3)
- Perform the addition
- Load the result into R1









Figure 7.2. Input and output gating for the registers in Figure 7.1.

#### **Execution of a Complete** Instruction



#### Execution of Branch Instructions




- A branch instruction replaces the contents of PC with the branch target address, which is usually obtained by adding an offset X given in the branch instruction.
- The offset X is usually the difference between the branch target address and the address immediately following the branch instruction.
- Conditional branch


#### Execution of Branch Instructions




- 1 PC<sub>out</sub>, MAR<sub>in</sub>, Read, Select4, Add, Z<sub>in</sub>
- $2 Z_{out}, PC_{in}, Y_{in}, WMFC$
- 3 MDR<sub>out</sub> , IR<sub>in</sub>
- 4 Offset-field-of-IR<sub>out</sub>, Add, Z<sub>in</sub>
- 5 Z<sub>out</sub>, PC<sub>in</sub>, End







#### **Multiple-Bus Organization**





#### **Multiple-Bus Organization**

#### • Add R4, R5, R6

#### **Step Action**

- 1 PCout, R=B, MAR in, Read, IncPC
- 2 WMFC
- 3 MDRoutB, R=B, IR in
- 4 R4<sup>outA</sup>, R5<sup>outB</sup>, SelectA, Add, R6<sup>in</sup>, End

Figure 7.9. Control sequence for the instruction. Add R4,R5,R6, for the three-bus organization in Figure 7.8.

#### Quiz

What is the control sequence for execution of the instruction

Add R1, R2 including the instruction fetch phase? (Assume single bus architecture)






Figure 7.1. Single-bus organization of the datapath inside a proc


### **Hardwired Control**



#### **Overview**



- To execute instructions, the processor must have some means of generating the control signals needed in the proper sequence.
- Two categories: hardwired control and microprogrammed control
- Hardwired system can operate at high speed; but with little flexibility.



#### **Control Unit Organization**





Figure 7.10. Control unit organization.



#### **Detailed Block Description**




Figure 7.11. Separation of the decoding and encoding function

### **Generating Z**<sub>in</sub>

### • $Z_{in} = T_1 + T_6 \cdot ADD + T_4 \cdot BR + ...$






Figure 7.12. Generation of the  $Z_{in}$  control signal for the processor in Figure 7.1.




### **Generating End**

• End =  $T_7 \cdot ADD + T_5 \cdot BR + (T_5 \cdot N + T_4 \cdot \overline{N}) \cdot BRN + ...$ 











### **A Complete Processor**



### Microprogrammed Control



### **Overview**

- Control signals are generated by a program similar to machine language programs.
- Control Word (CW); microroutine; microinstruction

Micro - instruction	••	PC <sub>in</sub>	PC <sub>out</sub>	MAR <sub>in</sub>	Read	MDR <sub>out</sub>	IR <sub>in</sub>	Y <sub>in</sub>	Select	Add	Z <sub>in</sub>	Z <sub>out</sub>	R1 <sub>out</sub>	R1 <sub>in</sub>	R3 <sub>out</sub>	WMFC	End	••
1		0	1	1	1	0	0	0	1	1	1	0	0	0	0	0	0	
2		1	0	0	0	0	0	1	0	0	0	1	0	0	0	1	0	
3		0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	
4		0	0	1	1	0	0	0	0	0	0	0	0	0	1	0	0	
5		0	0	0	0	0	0	1	0	0	0	0	1	0	0	1	0	
6		0	0	0	0	1	0	0	0	1	1	0	0	0	0	0	0	
7		0	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	

Figure 7.15 An example of microinstructions for Figure 7.6.



# 


### **Overview**


Step	Action
1	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select4,Add, Z <sub>in</sub>
2	Z <sub>out</sub> , PC <sub>in</sub> , Y <sub>in</sub> , WMF C
3	MDR <sub>out</sub> , IR <sub>in</sub>
4	R3 <sub>out</sub> , MAR <sub>in</sub> , Read
5	R1 <sub>out</sub> ,Y <sub>in</sub> ,WMF C
6	MDR <sub>out</sub> , SelectY, Add, Z <sub>in</sub>
7	Z <sub>out</sub> , R1 <sub>in</sub> , End


Figure 7.6. Control sequence for execution of the instruction Add (R3),R1.

### **Overview**

Control store







### **Overview**



- The previous organization cannot handle the situation when the control unit is required to check the status of the condition codes or external inputs to choose between alternative courses of action.
- Use conditional branch microinstruction.

### **AddressMicroinstruction**

0	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Select4, Add, Z <sub>in</sub>
1	Z <sub>out</sub> , PC <sub>in</sub> , Y <sub>in</sub> , WMFC
2	MDR <sub>out</sub> , IR <sub>in</sub>
3	Branch to starting addressof appropriatemicroroutine
25	If N=0, then branch to microinstruction0
26	Offset-field-of-IR <sub>out</sub> , SelectY, Add, Z <sub>in</sub>
27	

Figure 7.17. Microroutine for the instruction Branch<0.




Figure 7.18. Organization of the control unit to allow conditional branching in the microprogram.

### Microinstructions




- A straightforward way to structure microinstructions is to assign one bit position to each control signal.
- However, this is very inefficient.
- The length can be reduced: most signals are not needed simultaneously, and many signals are mutually exclusive.
- All mutually exclusive signals are placed in the same group in binary coding.

### Partial Format for the Microinstructions

Microinstruction


F6	F7	F8	•••		
F6 (1 bit)	F7 (1 bit)	F8 (1 bit)			
0: SelectY 1: Select4	0: No action 1: WMFC	0: Continue 1: End			

What is the price paid for this scheme?





### **Further Improvement**



- Enumerate the patterns of required signals in all possible microinstructions. Each meaningful combination of active control signals can then be assigned a distinct code.
- Vertical organization
- Horizontal organization

### **Microprogram Sequencing**

- If all microprograms require only straightforward sequential execution of microinstructions except for branches, letting a µPC governs the sequencing would be efficient.
- However, two disadvantages:
- Having a separate microroutine for each machine instruction results in a large total number of microinstructions and a large control store.
- Longer execution time because it takes more time to carry out the required branches.
- Example: Add src, Rdst
- Four addressing modes: register, autoincrement, autodecrement, and indexed (with indirect forms).








Figure 7.20. Flowchart of a microprogram for the Add src,Rdst instruction.





Address (octal)	Microinstruction
000	PC <sub>out</sub> , MAR <sub>in</sub> , Read, Sele <b>t</b> t Add, Z <sub>in</sub>
001	Z <sub>out</sub> , PC <sub>n</sub> , Y <sub>in</sub> , WMFC
002	MDR <sub>out</sub> , IR <sub>in</sub>
003	µBranch {µPC← 101 (from Instruction decoder);
	$\muPC_{5,4} \leftarrow [IR_{10,9}]; \ \muPC_{3} \leftarrow [\overline{IR_{10}}] \cdot [\overline{IR_{9}}] \cdot [IR_{8}] \}$
121	Rsrç <sub>ut</sub> , MAR <sub>in</sub> , Read, Select4, Add, <sub>ir</sub> Z
122	Z <sub>out</sub> , Rsrç <sub>n</sub>
123	μBranch {μPC← 170;μPC₀ ← [ <del>IR<sub>8</sub>]</del> }, WMFC
170	MDR <sub>out</sub> , MAR <sub>in</sub> , Read, WMFC
171	MDR <sub>out</sub> , Y <sub>in</sub>
172	Rdsţ <sub>ut</sub> , Select,YAdd, Z <sub>in</sub>
173	Z <sub>out</sub> , Rdst <sub>m</sub> , End


Figure 7.21. Microinstruction for Add (Rsrc)+,Rdst. *Note:*Microinstruction at location 170 is not executed for this addressing mode.

### Microinstructions with Next-Address Field



- The microprogram we discussed requires several branch microinstructions, which perform no useful operation in the datapath.
- A powerful alternative approach is to include an address field as a part of every microinstruction to indicate the location of the next microinstruction to be fetched.
- Pros: separate branch microinstructions are virtually eliminated; few limitations in assigning addresses to microinstructions.
- Cons: additional bits for the address field (around 1/6)

### Microinstructions with Next-Address Field






Figure 7.22. Microinstruction-sequencing organization.

Microinstruction

\_

-

F0	F1	F2	F3
F0 (8 bits)	F1 (3 bits)	F2 (3 bits)	F3 (3 bits)
Address of next microinstruction	000: No transfer 001: PC <sub>out</sub> 010: MDR <sub>out</sub> 011: Z <sub>out</sub> 100: Rsr <sub>Gut</sub> 101: Rdst <sub>ut</sub> 110: TEMP <sub>out</sub>	000: No transfer 001: PG <sub>n</sub> 010: IR <sub>in</sub> 011: Z <sub>in</sub> 100: Rsr <sub>Gn</sub> 101: Rds <sub>th</sub>	000: No transfer 001: MAR <sub>in</sub> 010: MDR <sub>in</sub> 011: TEMP <sub>in</sub> 100: Y <sub>in</sub>

F4	F5	F6	F7
F4 (4 bits)	F5 (2 bits)	F6 (1 bit)	F7 (1 bit)
0000: Add 0001: Sub : 1111: XOR	00: No action 01: Read 10: Write	0: SelectY 1: Select4	0: No action 1: WMFC

F8	F9	F10
F8 (1 bit)	F9 (1 bit)	F10 (1 bit)
0: NextAdrs 1: InstDec	0: No action 1: OR <sub>mode</sub>	0: No action 1: OR <sub>indsrc</sub>

Figure 7.23. Format for microinstructions in the example of Section  $\overline{i}$ 




## Implementation of the Microroutine

Octal addres	s FO	F1	F2	F3	F4	F5	F6	F7	F8	F9	F10
000	00000001	001	011	001	0000	01	1	0	0	0	0
001	00000010	011	001	100	0000	00	0	1	0	0	0
002	00000011	010	010	000	0000	00	0	0	0	0	0
003	00000000	000	000	000	0000	00	0	0	1	1	0
121	01010010	100	011	001	0000	01	1	0	0	0	0
122	01111000	011	100	000	0000	00	0	1	0	0	1
170	01111001	010	000	001	0000	01	0	1	0	0	0
171	01111010	010	000	100	0000	00	0	0	0	0	0
172	01111011	101	011	000	0000	00	0	0	0	0	0
173	000000000	011	101	000	0000	00	0	0	0	0	0

Figure 7.24. Implementation of the microroutine of Figure 7.21 usi next-microinstruction address fie(6.ee Figure 7.23 for encoded sign








Figure 7.25. Some details of the control-signal-generating circuitry.

### **bit-ORing**




Figure 7.26. Control circuitry for bit-ORing (part of the decoding circuits in Figure 7.25).



### **Further Discussions**

- Prefetching
- Emulation

